zfturbo/verilog-generator-of-neural-net-digit-detector-for-fpga issues and pull requests

#34 - Increase convolutional speed

Issue - State: open - Opened by ECEVLSIWorld about 2 years ago

#33 - convert_image_for_testbench.py

Issue - State: closed - Opened by ECEVLSIWorld about 2 years ago - 9 comments

#32 - Convert_image_for_testbench.py

Issue - State: closed - Opened by ECEVLSIWorld about 2 years ago

#31 - Fix minor bugs

Pull Request - State: closed - Opened by MaKaRoIIIKa over 2 years ago

#30 - SD RAM On DE10 Fpga

Issue - State: closed - Opened by HurairaCodes almost 3 years ago

#29 - The verilog project fails under higher clock frequencies (use PLL frequency multiplication 100MHz), and the FPGA output is not as expected

Issue - State: open - Opened by MisRight almost 3 years ago

#28 - Questions about the architecture of CNN

Issue - State: open - Opened by kangliyu1 almost 3 years ago - 1 comment

#27 - some questions about storage data

Issue - State: open - Opened by kangliyu1 almost 3 years ago - 2 comments

#26 - Some problems with reading verilog code

Issue - State: closed - Opened by kangliyu1 about 3 years ago - 4 comments

#25 - some questions about project

Issue - State: closed - Opened by kangliyu1 about 3 years ago - 3 comments

#24 - some question about simulasion

Issue - State: closed - Opened by kangliyu1 about 3 years ago - 1 comment

#23 - Fixed minor errors

Pull Request - State: closed - Opened by MaKaRoIIIKa about 3 years ago

#22 - Some questions about network architecture

Issue - State: closed - Opened by kangliyu1 about 3 years ago - 10 comments

#21 - On the simulation problem of neuroset's verilog

Issue - State: closed - Opened by kangliyu1 about 3 years ago - 3 comments

#20 - some question about verilog/code/neuroset

Issue - State: closed - Opened by kangliyu1 about 3 years ago - 7 comments

#19 - Timing Simulation not working

Issue - State: open - Opened by zee9999 over 3 years ago - 3 comments

#18 - The result of testbench doesn't match with the actual result

Issue - State: closed - Opened by hithere124 over 3 years ago - 1 comment

#17 - About Testbench.v Result

Issue - State: closed - Opened by QiQi-OvO almost 4 years ago - 5 comments

#16 - Terasic DE10-Lite

Issue - State: open - Opened by Bahadiirr almost 4 years ago - 1 comment

#15 - add arXiv link

Pull Request - State: closed - Opened by alxndrkalinin over 4 years ago

#14 - update paper citation

Pull Request - State: closed - Opened by alxndrkalinin over 4 years ago

#13 - error when run python code: r05_verilog_generator_neural_net_structure.py

Issue - State: open - Opened by giathinhlenguyen over 4 years ago - 4 comments

#12 - How to simulate the generated verilog

Issue - State: open - Opened by ghost almost 5 years ago - 30 comments

#11 - Fix case mismatch in filename (causes compilation failure in linux).

Pull Request - State: closed - Opened by aaronferrucci over 5 years ago

#10 - modules and/or ice40 port?

Issue - State: open - Opened by peepo over 5 years ago

#9 - Quartus compilation failing

Issue - State: open - Opened by JonathanKing01 almost 6 years ago - 1 comment

#8 - 改变结构

Issue - State: open - Opened by xw2333 almost 6 years ago

#7 - Fixed minor errors

Pull Request - State: closed - Opened by MaKaRoIIIKa almost 6 years ago

#6 - маленькие правки